FPGA Verification Environment

Hudson River Trading has developed a robust FPGA verification environment leveraging co-simulation. This environment integrates SystemVerilog simulation with Python-based testing frameworks like cocotb and Verilator for high-performance, in-process simulation. The approach emphasizes code reuse, developer productivity, and portability between simulation and lab environments, supported by continuous integration practices.