Jane Street

Can you design a chip? Announcing the protocol emulator ASIC competition

Sep 10, 2026
Can you design a chip? Announcing the protocol emulator ASIC competition
SummaryAI, from the source post

This post announces a competition to design a general-purpose protocol emulator ASIC. It outlines the challenge of creating a reprogrammable chip that can emulate various hardware protocols (UART, SPI, I2C, with stretch goals for USB and Ethernet) using a small CPU with a custom instruction set. It references existing concepts like RP2040 PIO and TI PRU cores, and encourages the use of Hardcaml, formal methods, and AI-assisted verification. The post also details the process, rules, and constraints for submitting designs to Tiny Tapeout.

More from the Hardware Design Testing trail